

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	-
10/642,862	C	08/18/2003	Vivek V. Gupta	VRT0092US	3308	
60429	7590	11/01/2006	EXAMINER		-	
CSA LLP		•		PATEL, F	HETUL B	-
4807 SPICE	WOOD SE	PRINGS RD.	,			_
BLDG. 4, S	UITE 201		ART UNIT	PAPER NUMBER		
AUSTIN, TX 78759				2186		

DATE MAILED: 11/01/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

·····		Application No.	Applicant(s)				
Office Action Summary		10/642,862	GUPTA ET AL.				
		Examiner	Art Unit				
		Hetul Patel	2186				
Period fo	The MAILING DATE of this communication app r Reply	ears on the cover sheet with the c	orrespondence address				
WHIC - Exten after: - If NO - Failur Any re	CORTENED STATUTORY PERIOD FOR REPLY HEVER IS LONGER, FROM THE MAILING DAISIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION (6(a). In no event, however, may a reply be time till apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	lely filed the mailing date of this communication. O (35 U.S.C. § 133).				
Status			·				
1)⊠	Responsive to communication(s) filed on <u>02 Oc</u>	ctober 2006.					
2a)⊠	This action is FINAL . 2b) This action is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Disposition	on of Claims		•				
5)□ 6)⊠ 7)□	Claim(s) <u>1-7 and 9-36</u> is/are pending in the app 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) <u>1-7 and 9-36</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.					
Application	on Papers	•					
10) 🔲 -	The specification is objected to by the Examiner The drawing(s) filed on is/are: a) ☐ acce Applicant may not request that any objection to the o Replacement drawing sheet(s) including the correcti The oath or declaration is objected to by the Ex	epted or b) objected to by the Edrawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority u	nder 35 U.S.C. § 119						
12) <u></u> / a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau ee the attached detailed Office action for a list of	s have been received. s have been received in Application ity documents have been received (PCT Rule 17.2(a)).	on No ed in this National Stage				
	e(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4)					
3) Inform	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date		atent Application (PTO-152)				

Application/Control Number: 10/642,862

Art Unit: 2186

DETAILED ACTION

Page 2

1. This office action is in response to communication filed on October 02, 2006.

Claims 9-11, 27, 30 and 33-36 are amended. Therefore, claims 1-7 and 9-36 are

currently pending in this application.

2. Applicant's arguments filed on October 02, 2006 have been fully considered but

they are not deemed to be persuasive.

3. The rejection of claims 1-7 and 9-36 as in the previous Office Action is

respectfully maintained and but updated to show the changes made by the amendment.

Specification

4. The specification is objected to as failing to provide proper antecedent basis for

the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction

of the following is required: The clear support and antecedent basis is not found for the

term "a tangible computer readable medium" in the specification of the current

application in such a way so that the meaning of the terms in the claims may be

ascertainable by reference to the description.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the

conditions and requirements of this title.

Application/Control Number: 10/642,862 Page 3

Art Unit: 2186

5. Claims 33-35 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. Claims 30-35 are not limited to tangible embodiments. In view of applicants' disclosure, specification page 13, paragraph [0059], the computer readable media is not limited to tangible embodiments, instead being defined as including both tangible embodiments (e.g., magnetic storage media including disk and tape storage media; optical storage media such as compact disk media (e.g., CD-ROV, CD-R, etc.) and digital video disk storage media; nonvolatile memory storage memory including semiconductor-based memory units such as FLASH memory, EEPROM, EPROM, ROM or application specific integrated circuits; volatile storage media including registers, buffers or caches, main memory, RAM, and the like) and intangible embodiments (e.g. data transmission media including computer network, point-to-point telecommunication, and carrier wave transmission media). As such, these claims are not limited to statutory subject matter and are therefore non-statutory."

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

- 6. Claims 33-35 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 7. Claims 33-35 are rejected under 35 U.S.C. 112, second paragraph because a person of skill in the art would not be able to ascertain the metes and bound of the

claimed invention, specifically, for the term "a tangible computer readable medium" used in claims 33-35.

Page 4

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

8. Claims 1, 3-7 and 9-36 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Kashima et al. (USPN: 5,485,598) hereinafter, Kashima.

As per claim 36, Kashima teaches a method comprising

- maintaining a first cache (i.e. the disk cache 13 in Fig. 4) and a second cache (i.e. old data cache 17 in Fig. 4), wherein said maintaining is performed by an upper-level system (i.e. the computer 10 in Fig. 4, especially by the CPU 11 in Fig. 4);
- cloning (i.e. copying) information stored in a first unit of storage (the first cache memory 13 in Fig. 4) into a second unit of storage (the second cache memory 17 in Fig. 4), wherein said first cache comprises said first unit of storage and said second cache comprises said second unit of storage; and
- providing access to said second cache by the other of said upper-level system and said lower-level system (i.e. by the OS as described in Fig. 7 steps S7-S9) (e.g. see the abstract, Col. 5, lines 21-25 and Figs. 4 and 7).

Application/Control Number: 10/642,862 Page 5

Art Unit: 2186

As per claim 1, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the first cache (i.e. the disk cache 13 in Fig. 4) is maintained by the upper-level system (i.e. the computer 10 in Fig. 4, especially by the CPU 11 in Fig. 4) (e.g. see the abstract and Fig. 4).

As per claim 3, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said cloning comprises copying said information from said first unit of storage to said second unit of storage (e.g. see the abstract).

As per claim 4, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the method further comprising:

- partially writing a unit of storage (i.e. a portion of data from the first cache) of a storage unit (i.e. the first cache) by writing a portion of said information (i.e. a portion of data from the first cache) from said second unit of storage (i.e. a portion of data from the second cache) to said unit of storage of said storage unit; and
- partially writing said unit of storage of said storage unit by writing new information (i.e. renewed data of the first cache) to said unit of storage of said storage unit (e.g. see the abstract).

As per claim 5, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said copying comprises:

reading said information (i.e. the old data of the first cache) from said first unit of storage (i.e. the first cache); and

- writing said information (i.e. the old data of the first cache) to said second unit of storage (i.e. the second cache) (e.g. see the abstract).

As per claim 6, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the method further comprising writing to said first unit of storage after said reading, i.e. the old data is written/stored into the second cache after being read from the first cache (e.g. see the abstract).

As per claim 7, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the method further comprising:

- reading said information (i.e. the old data) from said second unit of storage
 (i.e. from the second cache); and
- calculating parity information using said information, i.e. calculating new
 CK/parity data using the old data, the new data and the new CK data (e.g. see the abstract).

As per claim 9, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the method further comprising the first unit of storage (i.e. the first cache) is to be modified if the first unit of storage is to be written to, in other words, if the first cache is written, then the first cache is modified (e.g. see the abstract).

As per claim 10, see arguments with respect to the rejection of claim 7. Claim 10 is also rejected based on the same rationale as the rejection of claim 10.

As per claims 11 and 12, Kashima teaches the claimed invention as described above and furthermore. Kashima teaches that the method further comprising modifying

said first unit of storage after said performing said cloning, i.e. writing new data into the first cache after copying old data from the first cache into the second cache (e.g. see the abstract).

As per claim 13, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said cloning comprising determining if said information will be needed in the future; and performing said cloning if said information will be needed in the future, i.e. if the old data is going to be renewed by the new data in the first cache, then cloning/copying process is performed since the old data may be needed in future if the new data is lost/corrupted for any reason(s) (e.g. see the abstract).

As per claim 14, Kashima teaches a storage system (shown in Fig. 4) comprising an old data cache (i.e. old data cache 17 in Fig. 4), wherein said old data cache is configured to be maintained by an upper-level system (i.e. the computer 10 in Fig. 4, especially by the CPU 11 in Fig. 4), and accessed by the lower-level system (i.e. by the disk array 2a-2d in Fig. 4) (e.g. see the abstract and Fig. 4).

As per claim 15, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the system further comprising:

- the upper-level system (i.e. the computer 10 in Fig. 4) is communicatively coupled to said old data cache (i.e. 17 in Fig. 4); and
- the lower-level system (i.e. the disk array device, 1 in Fig. 4),
 communicatively coupled to said old data cache and said upper-level system
 (e.g. see Fig. 4).

As per claim 16, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said lower-level system is a volume manager (i.e. the RAID disk array, 1 in Fig. 8).

As per claim 17, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said lower-level system comprises a cache (i.e. the old CK data cache, 16 in Fig. 8).

As per claim 18, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said lower-level system is configured to clone/copy information from a page in said cache (i.e. the old CK data cache, 16 in Fig. 8) to a page in said old data cache (i.e. 17 in Fig. 8) (e.g. see Col. 5, lines 13-25, the abstract and the Fig. 8).

As per claim 19, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said upper-level system (i.e. the computer 10 in Fig. 4) is configured to access said page in said old data cache (i.e. 17 in Fig. 8).

As per claim 20, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said upper-level system comprises a cache (i.e. the disk cache, 13 in Fig. 8).

As per claim 21, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said upper-level system is configured to clone/copy information from a page in said cache (i.e. the disk cache, 13 in Fig. 8) to a page in said old data cache (i.e. 17 in Fig. 8) (e.g. see Col. 5, lines 13-25, the abstract and the Fig. 8).

As per claim 22, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said lower-level system (i.e. the disk array device, 1 in Fig. 8) is configured to access said page in said old data cache (i.e. 17 in Fig. 8) (e.g. see Col. 5, lines 13-25, the abstract and the Fig. 8).

As per claim 23, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said upper-level system is a hardware RAID controller since RAID (i.e. 1 in Fig. 8) is controlled by the upper-level system (i.e. the computer, 10 in Fig. 8) (e.g. see Fig. 8).

As per claim 24, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the system further comprising storage unit (i.e. disks, 2a-2d in Fig. 8), wherein said lower-level system (i.e. 16 in Fig. 8) is coupled to control said storage unit (e.g. see fig. 8).

As per claim 25, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the system further comprising a parity cache (i.e. the old CK data cache, 16 in Fig. 8), wherein said storage unit is a RAID (i.e. 2a-2d in Fig. 8), and said parity cache is configured to store parity information corresponding to data read from said RAID (e.g. see the claim 18).

As per claim 26, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said storage unit (i.e. the main memory, 12 in Fig. 8) comprises a source volume (i.e. 17 in Fig. 8) and a snapshot volume (i.e. 13 in Fig. 8), and said lower-level storage module (i.e. 1 in Fig. 8) is configured to write information

from a page in said old data cache (i.e. 17 in Fig. 8) to said snapshot volume (i.e. 13 in Fig. 8) (e.g. see Col. 5, lines 13-25, the abstract and the Fig. 8).

As per claim 30, Kashima teaches a storage system comprising:

- a processor (i.e. the CPU 11 in Fig. 8);
- computer readable medium coupled to said processor; and computer code,
 encoded in said computer readable medium, configured to cause said
 processor to, (i.e. this feature is inherently embedded in the system taught by
 Kashima):
 - clone/copy information stored into a first unit of storage (the first cache)
 into a second unit of storage (the second cache), wherein
 - said first unit of storage is stored in a first cache (i.e. 17 in Fig.
 maintained by an upper-level system (i.e. 10 in Fig. 8), and
 - said second unit of storage is stored in a second cache (e.g. see Fig. 8 and the abstract).

As per claim 31, see arguments with respect to the rejection of claims 30 and 4.

Claim 31 is also rejected based on the same rationale as the rejection of claims 30 and 4.

As per claim 32, see arguments with respect to the rejection of claims 30 and 5-6. Claim 32 is also rejected based on the same rationale as the rejection of claims 30 and 5-6.

As per claims 27-29, see arguments with respect to the rejection of claims 30-32, respectively. Claims 27-29 are also rejected based on the same rationale as the rejection of claims 30-32, respectively.

As per claims 33-35, see arguments with respect to the rejection of claims 30-32, respectively. Claims 33-35 are also rejected based on the same rationale as the rejection of claims 30-32, respectively.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kashima.

As per claim 2, Kashima teaches the claimed invention as described above. Furthermore, Kashima also teaches that the main memory (i.e. 12 in Fig. 8) comprise the first and second caches (i.e. 13 and 17 in Fig. 8). However, Kashima does not clearly disclose that the first and second caches are a single cache. The common knowledge or well-known in the art statement, for the prior art teaching a single cache comprising a plurality of caches, is taken to be admitted prior art because applicant failed to traverse the examiner's assertion of official notice made in the previous Office Action (see MPEP 2144.03 (C)). First of all, it has been held that to make integral is not generally given patentable weight. Note In re Larson 144 USPQ 347 (CCPA 1965).

Furthermore In re Tomoyuki Kohno 157 USPQ 275 (CCPA 1968) states that to integrate electrical components onto a unitary, one piece structure would be obvious. Integrating multiple components on a single chip reduces cabling problems, reduces latency required for communicating among multiple components, improves efficiency of message passing, reduces chip-to-chip communications costs, allows for less pin count, area saving and high speed data transfer between the elements and leads to further power efficiency and increased scalability. Because multiple caches integrated on a single cache (chip) provides improvements in efficiency, cost and scalability over individual caches, it would have been obvious to comprise a plurality of caches on a single cache. Therefore, the claimed invention would have been obvious to one of ordinary skill in the art at the time of the invention.

Remarks

- 10. As to the remark, Applicant asserted that
 - (a) Kashima does not teach the "maintaining" and the "providing" steps as recited in claim 36.
 - (b) Kashima does not teach or suggest a scenario in which either the main memory system maintains the old data cache, while access to the old data cache is provided to the disk array, or the disk array maintains the old data cache, while access to the old data cache is provided to the main memory system.

- (d) With respect to claim 36, the cited art fails to anticipate, teach, or suggest "cloning information stored in a first unit of storage into a second unit of storage, in response to detecting that said information stored in said first unit of storage is to be modified."
- (e) None of the other cited portions of Kashima teach or suggest copying or cloning information from the disk cache to the old data cache in response to detecting that the information in the disk cache is to be modified.
- (f) With respect to claim 36, the cited art fails to anticipate, teach, or suggest "maintaining a first cache and a second cache, wherein said maintaining is performed by one of an upper-level system and a lower-level system" and "providing access to said second cache by the other of said upper-level system and said lower-level system."

Examiner respectfully traverses Applicant's remark for the following reasons:

With respect to (a), Kashima does teach the steps of maintaining a first cache
(i.e. the disk cache 13 in Fig. 4) and a second cache (i.e. old data cache 17 in Fig. 4),
wherein said maintaining is performed by an upper-level system (i.e. the computer 10 in
Fig. 4, especially by the CPU 11 in Fig. 4); and providing access to said second cache
by the other of said upper-level system and said lower-level system (i.e. by the OS as
described in Fig. 7 steps S7-S9) (e.g. see the abstract, Col. 5, lines 21-25 and Figs. 4
and 7), as claimed in this application.

Application/Control Number: 10/642,862

Art Unit: 2186

With respect to (b), Examiner would like to point out to Applicant that the claimed upper-level system is equated with the computer 10 of the Kashima prior art; and the claimed lower-level system is equated with the computer 10 of the Kashima prior art.

The upper-level system (i.e. the computer 10 in Fig. 4, especially the CPU 11 in Fig. 4) maintains both the first cache (i.e. the disk cache 13 in Fig. 4) and the second cache (i.e. old data cache 17 in Fig. 4) (e.g. see Fig. 4).

Page 14

Conclusion

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 10/642,862 Page 15

Art Unit: 2186

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hetul Patel whose telephone number is 571-272-4184. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

HBP

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100